← Back to jobs
CA
Sr Solutions Manager
Cadence
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
The primary mission is to lead a team that ensures semiconductor designs meet TSMC’s stringent reliability standards before they are manufactured. This involves managing the deployment and optimization of PERC (Programmable Electrical Rule Checking) flows to detect complex electrical failures like Electrostatic Discharge (ESD) and Latch-up
We’re doing work that matters. Help us solve what others can’t.
More jobs at Cadence
- Signal and Power Integrity Sr Principal Application Engineer — SAN JOSE
- Principal Analog IC Design Engineer, High Speed SerDes — SAN JOSE
- SIPI Architect — SAN JOSE
- Adams MultiBody Dynamics Application Software Developer (Recent Grad 2026) — LIVONIA 01