Sr Engineer Design Enablement (Parasitic Extraction)
Аbout GlobalFoundries
GlobalFoundries is a world-leading contract manufacturer for the global semiconductor industry with facilities in Dresden, Singapore, New York and Vermont (USA). Our products are used in various technical applications, e.g. mobile communications, consumer electronics, automotive and more. GlobalFoundries employs around 13,000 people worldwide, including 300 in Sofia.
Our Sofia based team will enhance GF’s scale and capabilities, while strengthening competitiveness of its specialized application solutions to further position the company for growth and value creation.
Our Design and Technology Enablement teams are working on the development of a broad portfolio of semiconductor technologies ranging from 350 nm down to 12nm including FD-SOI, RF, High-Voltage, and automotive applications.
Main Responsibilities
Responsible for developing design components for PDKs.
Develop and maintain Parasitic Extraction (PEX) components as part of Process Design Kits (PDKs) for GlobalFoundries RF technologies.
Model and accurately represent semiconductor fabrication processes within PEX solutions to ensure high-quality design enablement.
Collaborate with EDA tool vendors to support PEX development, resolve technical issues, and drive continuous improvements.
Investigate and resolve customer-reported issues related to PEX PDK components, ensuring timely and effective solutions.
Work closely with cross-functional engineering teams to deliver best-in-class PEX solutions that meet customer and business requirements.
Develop and support automation solutions to improve PEX development, validation, quality assurance, and overall engineering productivity.
Contribute to the development, validation, and enhancement of PEX methodologies, flows, and quality standards.
Required Qualifications
Fundamental knowledge in the semiconductor field.
Verbal and written communication skills in English.
University degree in Electrical Engineering, Electronics, Computer Engineering, Physics, or a related technical discipline.
Experience in the semiconductor industry, EDA, or a related engineering field is considered an advantage.
Experience in Physical Verification, LVS (Layout Versus Schematic), and/or Parasitic Extraction (PEX) flows is highly valuable.
We Offer
Attractive compensation package with competitive salary, performance related bonus plan and a global recognition program.
Employee Stock Purchase Plan (including 20% match and 50 seed shares for first time participants, non-executive).
Individual, technical or management career path opportunities supported by enhanced learning and development programs.
Healthy and teambuilding work environment with various perks:
Additional medical service, including dental and, coverage of employees’ children
Food vouchers and canteen discounts
Monthly budget for Flex benefit
Top-rated office location with recreation Spa facilities
Discounts for Spa & Wellness Programs at NV Tower
Regular Team Events and Celebrations
Focus on employee work-life balance:
Hybrid working model and flexible working time
21 to 25 days paid vacation depending on years with the company
GlobalFoundries is an equal opportunity employer, cultivating a diverse and inclusive workforce. We believe having a multicultural workplace enhances productivity, efficiency, and innovation whilst our employees feel truly respected, valued and heard.
Information about our benefits you can find here: https://gf.com/careers/opportunities-in-europe/
More jobs at Globalfoundries
- Anaplan Solution Architect — IND - West Bengal – Kolkata
- Frame Engineering Intern (Jan-Jun 2027) — SGP - Woodlands
- 3D-IC Methodology Architect — IND - Karnataka - Bengaluru - North
- Testchip Design & Implementation Intern (Jan-Jun 2027) — SGP - Woodlands
See all Globalfoundries jobs →
Similar roles
- Intern - DRAM IP Circuits Design Engineer at Micron
- Sr. Circuit Design Engineer - DRAM Design at Micron
- Intern - DRAM Design Engineer at Micron
- Layout Engineer, DEG at Micron