Senior ASIC Design Efficiency Engineer
What you'll be doing:
Develop innovative HW, GPU and system designs to extend the state of the art performance and efficiency.
Understand the design and implementation, develop methodology and infrastructure to drive Performance, Power and Area (PPA) improvements.
Execute and deliver fully verified, high performance, area and power efficient RTL to achieve design targets.
Collaborate with architects, designers, verification and VLSI teams to craft the industries' top performing GPUs.
What we need to see:
Bachelors Degree in EE or CE or equivalent experience.
12+ years of experience.
Proficiency in SystemVerilog or similar HDL.
You have a solid understanding of logic design and computer architecture.
Strong interpersonal skills are required along with the ability to work in a diverse product oriented team.
Ways to stand out from the crowd:
Pipeline processor or deep learning accelerator design/architecture experience
Performance verification, low power or physical (synthesis/VLSI) design experience
Scripting knowledge in Python/Perl
NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. If you're creative and autonomous, we want to hear from you!
You will also be eligible for equity and benefits.
This posting is for an existing vacancy.
NVIDIA uses AI tools in its recruiting processes.
NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.More jobs at NVIDIA
- Senior Map Data Validation Lead - Autonomous Vehicles — US, CA, Santa Clara
- Physical Design Engineer, Synthesis and Implementation — US, MA, Westford
- Circuit Design Engineer - Standard Cell — US, CA, Santa Clara
- Senior Technical Program Manager - Robotics — US, CA, Santa Clara